Header menu link for other important links
Negative bias temperature instability (NBTI) effects on p-Si/n-InGaAs hybrid CMOSFETs for digital applications
Published in Springer
Volume: 26
Issue: 4
Pages: 1173 - 1178
This paper reports, for the first time, the influence of pMOS-negative-bias-temperature-instability (pMOS-NBTI) on the logic performance degradation of a hybrid CMOS inverter, comprising Si pMOS and In0.70Ga0.30As nMOS device, followed by a three-stage-ring-oscillator. The logic performance of an inverter is investigated in terms of high noise margin (NMH), rise time (tr), delay (td), and that for oscillators with reference to frequency of oscillations (fosc). Obtained results show percentage degradation values of 15.38%, 42.90%, 34.09%, and 23.44% for NMH, tr, td, and fosc, respectively, for a stress time of 10 s. It is also found that the oscillation frequency of the ring oscillator degrades ~ 30% for the stress time of 10,000 s compared to without NBTI value. © 2019, Springer-Verlag GmbH Germany, part of Springer Nature.
About the journal
JournalData powered by TypesetMicrosystem Technologies
PublisherData powered by TypesetSpringer
Open AccessNo