With the enrichment of new technology in the fields of VLSI design and communication there is also a demand of high speed and low area. The aim of this paper is to design a multiplier circuit based on Vedic sutras. The algorithms based on conventional mathematics can be optimized and simplified by using Vedic sutras. In this paper we have given the design up to Multipliers based on Vedic multiplication sutra "Urdhva-Tiryakbhyam" the design of 2×2, 4×4 has been designed in DSCH2 and all the outputs have been given. The layout of those circuits has been also generated by Microwind. The internal circuit diagram of all the blocks has been explained The noise, power have been calculated by T-Spice-13 in 45nm Technology. The hardware has also been implemented in XILINX and tested in Basys™2 Spartan-3E FPGA Board. © 2014 IEEE.

D K KUNDU

S SRIMANI

S PANDA

B MAJI

University of Calcutta (informally known as Calcutta University or CU) is a collegiate public state university located in Kolkata, West Bengal, India.&nbsp;Within India it is recognized as a &quot;Five-Star University&quot; and accredited &quot;A&quot; Grade by National Assessment and Accreditation Council.

&nbsp;

The University of Calcutta has secured the Fifth position among the Universities of India in the prestigious &quot;Indian University Ranking 2019&quot; list, released by the NIRF of the Ministry of Human Resource Development, Government of India.

&nbsp;

It was established on 24 January 1857, and was one of the first institutions in Asia to be established as a multidisciplinary and Western-style university. Its alumni and faculty include several heads of state, heads of government, social reformers, prominent artists, only academy award winner and Dirac medal winner in India, many Fellows of the Royal Society and five Nobel laureates as of 2019 which is highest in South Asia.

University Of Calcutta

Proceedings of the IEEE International Caracas Conference on Devices, Circuits and Systems, ICCDCS

International Journal of Science and Research (IJSR)

Efficient Design of 1- bit Low Power Full Adder using GDI Technique

2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES

Optimized reversible vedic multipliers for high speed low power operations

2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT)

Design of high speed low power multiplier using Reversible logic: A Vedic mathematical approach

2012 International Conference on Communication, Information & Computing Technology (ICCICT)

Design and implementation of floating point multiplier based on Vedic Multiplication Technique

2012 International Conference on Devices, Circuits and Systems (ICDCS)

High speed and area efficient vedic multiplier

Implementation of optimized high performance 4Ã—4 multiplier using ancient Vedic sutra in 45 nm technology

Journal	Data powered by TypesetProceedings of the IEEE International Caracas Conference on Devices, Circuits and Systems, ICCDCS
Publisher	Data powered by TypesetInstitute of Electrical and Electronics Engineers Inc.
ISSN	1541-6275