Profiles
Research Units
Publications
Sign Up
Faculty Login
X
Book Chapter
Analytical Model for Gate Leakage in Si Nanowire MOSFET
Rathin Basak
,
Biswajit Maiti
,
ABHIJIT MALLICK
Published in
2021
DOI:
10.1109/devic50843.2021.9455847
Pages: 648 - 651
Request full-text
Cite
Content may be subject to copyright.
Journal Details
Authors (1)
About the journal
Journal
2021 Devices for Integrated Circuit (DevIC)
Authors (1)
ABHIJIT MALLICK
Electronic Science
Recent publications
A surface potential based subthreshold drain current model for short-channel MOS transistors
A possible threshold voltage definition of lateral tunnel FET
A two-dimensional surface potential based subthreshold-slope model for short-channel MOS transistors
Impact of different barrier layers and indium content of the channel on the analog performance of InGaAs MOSFETs
Get all the updates for this publication
Follow